Commit 004589ff authored by Tianling Shen's avatar Tianling Shen Committed by Heiko Stuebner
Browse files

arm64: dts: rockchip: Add FriendlyARM NanoPi R2C 



The NanoPi R2C is a minor variant of NanoPi R2S with the on-board NIC
chip changed from rtl8211e to yt8521s, and otherwise identical to R2S.

Signed-off-by: default avatarTianling Shen <cnsztl@gmail.com>
Link: https://lore.kernel.org/r/20230325074022.9818-3-cnsztl@gmail.com


Signed-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
parent ceb2e184

arch/arm64/boot/dts/rockchip/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -14,6 +14,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3326-odroid-go2-v11.dtb 
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3326-odroid-go3.dtb

dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-a1.dtb

dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-evb.dtb

dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-nanopi-r2c.dtb

dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-nanopi-r2s.dtb

dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-orangepi-r1-plus.dtb

dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-rock64.dtb

arch/arm64/boot/dts/rockchip/rk3328-nanopi-r2c.dts

0 → 100644
+40 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

/*

 * Copyright (c) 2021 FriendlyElec Computer Tech. Co., Ltd.

 * (http://www.friendlyarm.com)

 *

 * Copyright (c) 2021-2023 Tianling Shen <cnsztl@gmail.com>

 */



/dts-v1/;

#include "rk3328-nanopi-r2s.dts"



/ {

	model = "FriendlyElec NanoPi R2C";

	compatible = "friendlyarm,nanopi-r2c", "rockchip,rk3328";

};



&gmac2io {

	phy-handle = <&yt8521s>;

	tx_delay = <0x22>;

	rx_delay = <0x12>;



	mdio {

		/delete-node/ ethernet-phy@1;



		yt8521s: ethernet-phy@3 {

			compatible = "ethernet-phy-ieee802.3-c22";

			reg = <3>;



			motorcomm,clk-out-frequency-hz = <125000000>;

			motorcomm,keep-pll-enabled;

			motorcomm,auto-sleep-disabled;



			pinctrl-0 = <&eth_phy_reset_pin>;

			pinctrl-names = "default";

			reset-assert-us = <10000>;

			reset-deassert-us = <50000>;

			reset-gpios = <&gpio1 RK_PC2 GPIO_ACTIVE_LOW>;

		};

	};

};